A 3D architectural rendering of the Hyper-Kamiokande detector. The main feature is a large, cylindrical water tank with a blue mesh-like structure on its interior walls, representing photomultiplier tubes (PMTs). The tank is situated within a complex, multi-level underground cavern structure. The background is a dark, textured rock surface.

# Options for PMT Electronics at the Hyper-K Far Detector


Shota Izumiyama (Tokyo Inst. of Tech.)  
for Hyper-Kamiokande Collaboration  
NuFACT 2022 (Utah), 2 Aug. 2022

# Hyper-Kamiokande Project (HK)

2/15

⇒ 3rd gen. Water Cherenkov Detector

HK Far Detector





+ J-PARC  $\nu$  beam complex

Accelerator  $\nu$

1.3 MW (2.5×T2K)


$E_\nu \sim 0.5\text{--}1\text{ GeV}$



⇒ Energy: 1 MeV ~ 1 TeV

Operation: 2027 ~

- Cherenkov Ring Imaging Detector  
⇒ Ring shape with 5-dimension ( $r, t, q$ )




Position  $r_i$

Timing  $t_i$

Charge  $q_i$

## Interaction vertex


Finding point giving sharpest peak in t-dist.



Correction

Energy

- 20-inch PMT: improved from SK → twice better**  
Timing res., quantum eff. × collection eff., charge res.




- Photosensors:
    - Inner detector (ID):  
~ **20,000 20-inch PMTs**  
+ ~ 1,000 mPMTs
    - Outer detector (OD):  
~ 8,000 3-inch PMTs
  - 1,000 underwater vessels
    - Front-End Electronics (FEE) and HV for ID+OD PMT  
⇒ Reliability: critical
- ⇒ Final design in Nov. 2023



# Requirement to Digitizer (1–50 MeV) 5/15


## Low energy: 1–50 MeV



- Num. of PMT pulse  $\sim 10/\text{MeV}$
- ⇒ Single photon detection
- Nearby SN:  
 $\sim 180 \text{ M events in } 10 \text{ s}$
- ⇒ PMT signal rate  $\sim 1 \text{ MHz}$

## PMT response

- Timing res.  $\sim 1.1 \text{ ns}$
- Charge res.  $\sim 31 \%$
- Q dynamic range  
 $\sim 1\text{--}1000 \text{ pe}$




## Requirements to digitizer

- Low noise & low threshold
- Maximizing PMT performance
  - Timing resolution

# Requirement to Digitizer (> 100 MeV) 6/15

High energy  $\Rightarrow > 100 \text{ MeV}$




$\Rightarrow$  Dynamic range of  $\sim 1000 \text{ p.e.}$

- Decay-electron from muon
  - ID of invisible  $\mu, \pi$

$\Rightarrow$  Lifetime  $\sim 2.2 \mu\text{s}$

PMT response

- Timing res.  $\sim 1.1 \text{ ns}$
- Charge res.  $\sim 31 \%$
- Q dynamic range  $\sim 1\text{--}1000 \text{ pe}$



## Requirements to digitizer

- Maximizing PMT performance
  - Charge res. & dynamic range & linearity
- Deadtime  $< 1 \mu\text{s}$

# Three Options for HK Digitizer


7/15

QTC+TDC

Reliability based on > 10 yr experience in SK

QTC ASIC


×3 (HG,MG,LG)



HKROC


New waveform-sampling ASIC

×3 (HG,MG,LG)





Discrete


Tunability with discrete components




Reliability based on > 10 yr experience in SK



- Charge-to-Time Conv. (QTC)
  - Custom ASIC for SK
  - Established reliability by > 10 yr operation in SK
- Time-to-Digital Conv. (TDC)
  - Newly developed in FPGA for HK






NIMA610:710-717,2009



## New waveform-sampling ASIC

HKROC



### Waveform sampling ASIC


- Based on HGCROC (CMS HGC calorimeter)
- Sampling ADC + Time of Arrival via TDC
  - ▶ 40 MSPS, configurable number of sampling points

⇒ Signal separation:  $\Delta t > 30$  ns

- Reduced deadtime  $\Rightarrow$  decay-e and nearby SN

**Discrete**


## Tunability with discrete components



- Highly tunable / flexible circuit with discrete parts
    - Components: op-amp, ADC
  - Time over Threshold (ToT)
    - Complementary information with integrated Q by ADC
- ⇒ May help to separate noise / pre-pulse / late-pulse




ToT vs Charge for data from PMT + Laser



# R&D Status: Full Functional Model 11/15

Prototypes of digitizers for performance evaluation


QTC+TDC



HKROC



Discrete



⇒ Next revision: single board with all functions

- Integration with OD digitizers, size optimization etc.

## 1. Basic performance with FG

- Deterministic signal
  - ▶ Stable noise, and configurable pulse timing and amplitude



## 2. Confirmation with PMT

- AC coupled system
- Stochastic signal
  - ▶ Noise and pre-/late-/after-pulse
  - ▶ Termination and reflections
  - ▶ Handling of baseline fluctuation

⇒ Important cross validation

## 3. Response to environment: ESD, temperature



## 4. Circuit simulation: power, heat, reflection etc.






# Evaluation of Digitizers (example) 13/15

## Readout from 20" PMT




PMT characters are reproduced:  
charge res., timing res., linearity, etc.

## Protection circuit




Signal after 1000 discharges




No degradation  
after ESD test

## Temperature coefficient








Calibrator: variable amplitude




Many other tests (all options): reflection, cross-talk, rate capability, FIT calc. etc.

## Measuring performance in parallel



⇒ Results of measurements are being reviewed in collaboration

- Basic requirements: satisfied

- Hyper-Kamiokande: water Cherenkov detector
  - FV  $\sim 190$  kt, 20,000 of 20" PMTs + 1,000 mPMTs
  - Planning to start operation in 2027
- Three options of digitizer for 20" PMTs
  - **QTC ASIC + TDC**: experience over 10 yr in SK
  - **HKROC**: new waveform-sampling ASIC
  - **Discrete type**: tunability & flexibility
- Schedule
  - Collaboration review is ongoing to select one option
  - ⇒ Starting R&D of integrated design of ID and OD PMTs
  - ⇒ 2023 May.  2023 Nov.
    - Start of **system-test in vessel and underwater**
    - Freezing design of FEE**  
Starting designing of mass-production model

# Appendix

## Basic performance required to digitizers

Timing resolution	0.3 ns (1 pe)
	0.2 ns ( $> 5$ pe)
Charge resolution	0.1 pe ( $< 10$ pe)
	1 % ( $> 10$ pe)
Charge dynamic range	1–1250 pe
Charge linearity	$\leq 1$ %
Discr. threshold	$< 1/6$ pe

## Practical characters

Dead-time, hit rate, failure rate, cross talk, SN ratio, temperature coefficient, ESD tolerance, power consumption, etc.

## QTC ASIC

- developed and used for SK since 2008
  - ✓ no failure in ID = low failure rate confirmed (FIT<1.68)
- 3 range channels cover dynamic range ~1250pe
  - ✓ triggers of 3 range discriminators are ORed.
- production line 0.35  $\mu$ m CMOS is still active
  - ✓ We propose to use QTC with updated peripherals (TDC, input circuit, etc) for HK.

\* FIT=# of failures  
in 10<sup>9</sup> hours



Diagram for 1PMT channel





Table 1: QTC specification.

Item	
Number of input per chip	3 PMT channels
Trigger	self trigger with constant threshold
Threshold	-0.3 ~ -14 mV
Input voltage	> -3 V
Dynamic range	0.25 ~ 2,500 pC with 3 ranges
Charge gate	50 ~ 500 nsec (6 bit)
Processing time	316 ~ 766 nsec (6 bit)
Charge Resolution	~0.15 pC (< 50 pC)
Charge (Non-)Linearity	< $\pm 1$ %
Timing Resolution	0.2 ns (-3 mV)
Power dissipation	260 mW/chip
Process	0.35 $\mu$ m CMOS process
Package	100 pin CQFP package

## The HKROC digitizer

- Based on HKROC chip : 12 PMTs  $\leftrightarrow$  36 channels (high,medium,low gain)



# Discrete: block diagram

20/15

## FE Discrete Digitizer Board: FE circuit design



- The circuit is based on **discrete ICs**
  - Developed by NA group
- PMT input signal feeds 2 paths:
  - Integrator for **CHARGE** measurement
  - Fast Discriminator for hit **TIMING**
- Final design uses **Baseline Restore Enable** technique

